

FIG. 1




FIG. 1B




FIG. 2




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E




FIG. 4




FIG. 5A




FIG. 5B





FIG. 5C



11/20

FIG. 5D




FIG. 5E




FIG. 6A




FIG. 6B

650

13	12	11	10	9	8	7	6	5	4	3	2	1	0
S/P	XV	iVLIW	111		4-BIT TM20ffs Vb=V0		6-BIT TM10ffs Vb=V0						

652

656

654

FIG. 6C




FIG. 7





FIG. 8






FIG. 10

CYCLE	<u>FETCH</u>	<u>Expand & Dispatch</u>	<u>Decode</u>	<u>Execute</u>	<u>Cond. Ret</u>
1015	1025	1035	1045	1055	1065
1010 ~	SP Fetches a B-bit Instr(i+1)=XV.S instruction & loads it into IR1	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)	Previous Instruction Instr(i-3)	Previous Instruction Instr(i-4)
1020 ~	i+1 SP Fetches a B-bit Instr(i+1)=XV.S instruction & loads it into IR1	S/P-bit indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i)=ADD.S instruction is loaded into IR2. The S/P-bit and 3-bit opcode are decoded in the S/P.	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)	Previous Instruction Instr(i-3)
1030 ~	i+2 SP Fetches a B-bit Instr(i+2)=COPY.S instruction & loads it into IR1	S/P-bit opcode indicate an SP XV operation. Local TM fetches occur and a native form of the Instr(i+1)=XV.S instruction is loaded into IR2. The S/P-bit, and 3-bit opcode are decoded in the S/P. The VIM address is calculated and the iVLIW is fetched from the XV VIM	The ALU decodes Instr(i)=ADD.S instruction	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)
1040 ~	i+3 SP Fetches a B-bit Instr(i+3)=ADD.S instruction & loads it into IR1	S/P-bit indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i+2)=COPY.S instruction is loaded into IR2	Instr(i+1)=XV.S causes up to 5 instructions in iVLIW decode	The ALU executes Instr(i)=ADD.S instruction	Previous Instruction Instr(i-1)
1050 ~	i+4 SP Fetches a B-bit instruction: Instr(i+4)	S/P-bit indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i+3)=ADD.S instruction is loaded into IR2	The DSU decodes the Instr(i+2)=COPY.S instruction	Instr(i+1)=XV.S causes up to 5 instructions in iVLIW execute	Instr(i+1)=ADD.S side effects are set in ASFs and ACFs